



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/826,632	04/16/2004	G. Glenn Henry	CNTR.2230	1329
23669 7590 05/29/2007 HUFFMAN LAW GROUP, P.C. 1900 MESA AVE. COLORADO SPRINGS, CO 80906			EXAMINER ZEE, EDWARD	
			ART UNIT 2109	PAPER NUMBER
			NOTIFICATION DATE 05/29/2007	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PTO@HUFFMANLAW.NET

Office Action Summary

Application No.

10/826,632

Applicant(s)

HENRY ET AL.

Examiner

Edward Zee

Art Unit

2109

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 April 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 16 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>See Continuation Sheet</u> . | 6) <input type="checkbox"/> Other: _____ |

Continuation of Attachment(s) 3). Information Disclosure Statement(s) (PTO/SB/08), Paper No(s)/Mail Date :4/16/04, 8/17/04, 4/16/05, 9/25/05, 3/11/06, 3/18/06, 6/5/06, 7/26/06, 9/30/06, 11/03/06, 1/25/07, 3/19/07, 3/26/07, 4/10/07, 5/2/07.

DETAILED ACTION

1. This is in response to the original filing of April 16th, 2004. Claims 1-26 are pending and have been considered below.

Information Disclosure Statement

2. The information disclosure statements filed 04/16/04 and 07/26/06 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered.

Specification

3. The disclosure is objected to because of the following informalities: the examiner notes the use of acronyms (ie. IEEE, RSA, USB, etc.) throughout the specification without first including a description in plain text as required.

4. The disclosure is objected to because it contains an embedded hyperlink and/or other form of browser-executable code. Applicant is required to delete the embedded hyperlink and/or other form of browser-executable code. See MPEP § 608.01.

5. The use of the trademark Linux® has been noted in this application. It should be capitalized wherever it appears and be accompanied by the generic terminology.

Art Unit: 2109

Although the use of trademarks is permissible in patent applications, the proprietary nature of the marks should be respected and every effort made to prevent their use in any manner which might adversely affect their validity as trademarks.

Appropriate correction is required.

Claim Objections

6. Claims 7, 21 and 26 are objected to because of the following informalities: the examiner notes the use of acronym "x86" in the claims without first including a description in plain text as required. Appropriate correction is required.

Claim Rejections - 35 USC § 112

7. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

8. Claim 10 recites the limitation "said second memory address" in line 5 and "said memory" in line 6. There is insufficient antecedent basis for this limitation in the claim. The examiner will interpret this as "a memory address" and "memory" when examining the claim below.

9. Claim 14 recites the limitation "said first memory address" in line 5. There is insufficient antecedent basis for this limitation in the claim. The examiner will interpret this as a memory address when examining the claim below.

Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

11. Claims 1-6, 8-10, 12-20 and 22-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Yup et al. (2002/0191784).

Claim 1: Yup et al. discloses an apparatus for performing cryptographic operations, comprising:

a. a cryptographic instruction, received by a computing device as part of an instruction flow executing on said computing device, wherein said cryptographic instruction prescribes one of the cryptographic operations, and wherein said cryptographic instruction prescribes that a provided cryptographic key be expanded into a corresponding key schedule for employment during execution of said one of the cryptographic operations [page 3, paragraph 0028];

b. keygen logic(*key expansion block*), operatively coupled to said cryptographic instruction, configured to direct said computing device to expand said provided cryptographic key into said corresponding key schedule [page 3, paragraph 0028];

c. and execution logic(*key expansion block*), operatively coupled to said keygen logic, configured to expand said provided cryptographic key into said corresponding key schedule [page 3, paragraph 0028].

Claim 2: Yup et al. discloses an apparatus as in claim 1 above and further disclose that said one of the cryptographic operations further comprises an encryption operation, said encryption

Art Unit: 2109

operation comprising encryption of a plurality of plaintext blocks(*plurality of channels with input means*) to generate a corresponding plurality of ciphertext blocks(*plurality of channels with output means*) [page 2, paragraph 0017].

Claim 3: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said one of the cryptographic operations further comprises a decryption operation, said decryption operation comprising decryption of a plurality of ciphertext blocks(*plurality of channels with input means*) to generate a corresponding plurality of plaintext blocks(*plurality of channels with output means*) [page 2, paragraph 0017].

Claim 4: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said provided cryptographic key is stored in memory [page 3, paragraph 0028].

Claim 5: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said corresponding key schedule comprises an expanded key schedule according to the Advanced Encryption Standard (AES) algorithm [page 2, paragraph 0016].

Claim 6: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said keygen logic is configured to interpret a key generation field within a control word which is referenced by said cryptographic instruction [page 2, paragraph 0017]. The examiner notes that the key expansion block is configured to perform the key expansion a predetermined number of times. Therefore, it is inherent to employ some form of a count number(to keep track of the number of key expansions performed) and store this in memory and read it from memory for the purpose of establishing when the predetermined number of times is reached.

Claims 8-9: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said cryptographic instruction implicitly references a plurality of registers within said computing

Art Unit: 2109

device, which include a first register, wherein contents of said first register(*plaintext storage registers*) comprise a first pointer to a first memory address, said first memory address specifying a first location in memory for access of said plurality of input text blocks upon which said one of the cryptographic operations is to be accomplished [page 4, paragraph 0043].

Claim 10: Yup et al. discloses an apparatus as in claim 8 above and further discloses that said plurality of registers comprises a first register(*cipher block output storage register*), wherein contents of said first register comprise a pointer to a first memory address, a memory address specifying a first location in memory for storage of a corresponding plurality of output text blocks, said corresponding plurality of output text blocks being generated as a result of accomplishing said one of the cryptographic operations upon a plurality of input text blocks [page 4, paragraphs 0043-0044].

Claims 12-13: Yup et al. discloses an apparatus as in claim 8 above and further discloses that said plurality of registers comprises a first register, wherein contents of said first register(*cipher key storage register*) comprise a first pointer to a memory address, said first memory address specifying a first location in memory for access of cryptographic key data for use in accomplishing said one of the cryptographic operations, wherein said cryptographic key data comprises said provided cryptographic key [page 4, paragraphs 0043-0044].

Claim 14: Yup et al. discloses an apparatus as in claim 8 above and further discloses that said plurality of registers comprises a first register, wherein contents of said first register comprise a first pointer to a fourth memory address, a memory address specifying a location in memory, said location comprising an initialization vector location, contents of said initialization vector location comprising an initialization vector or initialization vector equivalent for use in

Art Unit: 2109

accomplishing said one of the cryptographic operations [page 3, paragraph 0027]. The examiner notes that Yup et al. discloses operating the apparatus in CBC mode, which implies the use of initialization vectors. Thus, it is inherent for the initialization vectors to be stored in memory.

Claim 15: Yup et al. discloses an apparatus as in claim 8 above and further discloses that said plurality of registers comprises a first register, wherein contents of said first register comprise a pointer to a first memory address, said first memory address specifying a first location in memory for access of a control word for use in accomplishing said one of the cryptographic operations, wherein said control word prescribes cryptographic parameters for said one of the cryptographic operations, and wherein said control word comprises a keygen field, configured to specify that said provided cryptographic be expanded into said corresponding key schedule be employed during execution of said one of the cryptographic operations [page 2, paragraph 0017]. The examiner notes that the key expansion block is configured to perform the key expansion a predetermined number of times. Therefore, it is inherent to employ some form of a count number(to keep track of the number of key expansions performed) and store this in memory for the purpose of establishing when the predetermined number of times is reached.

Claim 16: Yup et al. discloses an apparatus as in claim 1 above and further discloses that said execution logic comprises a cryptography unit, configured execute a plurality of cryptographic rounds on each of said plurality of input text blocks to generate a corresponding each of a plurality of output text blocks, wherein said plurality of cryptographic rounds are prescribed by a control word that is provided to said cryptography unit [page 1, paragraph 0004].

Claim 17: Yup et al. discloses an apparatus for performing cryptographic operations, comprising:

a. a cryptography unit within a device, configured to execute one of the cryptographic operations responsive to receipt of a cryptographic instruction within an instruction flow that prescribes said one of the cryptographic operations, wherein said cryptographic instruction also prescribes that a cryptographic key be expanded into a corresponding key schedule be employed when executing said one of the cryptographic operations [page 3, paragraph 0028];

b. and keygen logic(*key expansion block*), operatively coupled to said cryptography unit, configured to direct said device to perform said one of the cryptographic operations and to expand said cryptographic key into said corresponding key schedule [page 3, paragraph 0028].

Claim 18: Yup et al. discloses an apparatus as in claim 17 above and further discloses that said cryptographic key is stored in memory [page 3, paragraph 0028].

Claim 19: Yup et al. discloses an apparatus as in claim 17 above and further discloses that said corresponding key schedule comprises an expanded key schedule according to the Advanced Encryption Standard (AES) algorithm [page 2, paragraph 0016].

Claim 20: Yup et al. discloses an apparatus as in claim 17 above and further discloses that said keygen logic is configured to interpret a key generation field within a control word which is referenced by said cryptographic instruction. The examiner notes that the key expansion block is configured to perform the key expansion a predetermined number of times. Therefore, it is inherent to employ some form of a count number(to keep track of the number of key expansions performed) and store this in memory and read it from memory for the purpose of establishing when the predetermined number of times is reached.

Claim 22: Yup et al. discloses a method for performing cryptographic operations in a device, the method comprising receiving a cryptographic instruction that prescribes expansion of a

Art Unit: 2109

cryptographic key into a corresponding key schedule for employment during execution of one of a plurality of cryptographic operations and expanding the cryptographic key into the corresponding key schedule [page 3, paragraph 0028].

Claim 23: Yup et al. discloses a method as in claim 22 above and further discloses that said receiving comprises via a field within a control word that is referenced by the cryptographic instruction, specifying expansion of the cryptographic key into the corresponding key schedule [page 2, paragraph 0017]. The examiner notes that the key expansion block is configured to perform the key expansion a predetermined number of times. Therefore, it is inherent to employ some form of a count number(to keep track of the number of key expansions performed) and store this in memory and read it from memory for the purpose of establishing when the predetermined number of times is reached.

Claim 24: Yup et al. discloses a method as in claim 22 above and further discloses that said expanding comprises loading the cryptographic key from memory [page 3, paragraph 0028]. The examiner notes that the cryptographic key will be inherently loaded from memory if it is stored in memory.

Claim 25: Yup et al. discloses a method as in claim 22 above and further discloses that the corresponding key schedule comprises an expanded key schedule according to the Advanced Encryption Standard (AES) algorithm [page 2, paragraph 0016].

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2109

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. Claims 7, 11, 21 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yup et al. (2002/0191784).

Claims 7, 21 and 26: Yup et al. discloses an apparatus as in claims 1, 17 and 22 above, but does not explicitly disclose that said cryptographic instruction is prescribed according to the x86 instruction format. However, it would have been obvious to one of ordinary skill in the art at the time of invention to create the instructions in x86 format or any other format. One would have been motivated to do so in order to conform to the type of platform selected for implementation of the encryption/decryption device.

Claim 11: Yup et al. discloses an apparatus as in claim 8 above, but does not explicitly disclose that said plurality of registers comprises a first register, wherein contents of said first register indicate a number of text blocks(*channels*) within a plurality of input text blocks(*plurality of channels*) [page 2, paragraph 0016]. However, it would have been obvious to one of ordinary skill in the art at the time of invention to store the number of blocks being encrypted or decrypted. One would have been motivated to do so in order recognize when the entire encryption or decryption process is complete.

Conclusion

14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Verbauwhede (2003/0202658), Zakiya (2001/0050989), Feldman et al. (2004/0047466) and Kim (6,246,768).


Art Unit: 2109

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Zee whose telephone number is (571) 270-1686. The examiner can normally be reached on Monday through Thursday 6:30AM-5:00PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, James W. Myhre can be reached on (571) 270-1065. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EZ
May 22, 2007


James W. Myhre
Supervisory Patent Examiner
